Cypress Semiconductor CY7C1473BV33 Manual de usuario Pagina 17

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 31
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 16
CY7C1471BV33
CY7C1473BV33
Document Number: 001-15029 Rev. *G Page 17 of 31
TAP AC Switching Characteristics
Over the Operating Range
Parameter
[12, 13]
Description Min Max Unit
Clock
t
TCYC
TCK clock cycle time 50 ns
t
TF
TCK clock frequency 20 MHz
t
TH
TCK clock HIGH time 20 ns
t
TL
TCK clock LOW time 20 ns
Output Times
t
TDOV
TCK clock LOW to TDO valid 5 ns
t
TDOX
TCK clock LOW to TDO invalid 0 ns
Setup Times
t
TMSS
TMS setup to TCK clock rise 5 ns
t
TDIS
TDI setup to TCK clock rise 5 ns
t
CS
Capture setup to TCK rise 5 ns
Hold Times
t
TMSH
TMS hold after TCK clock rise 5 ns
t
TDIH
TDI hold after clock rise 5 ns
t
CH
Capture hold after clock rise 5 ns
TAP Timing
Figure 4. TAP Timing
t
TL
Test Clock
(TCK)
123456
T
est Mode Select
(TMS)
t
TH
Test Data-Out
(TDO)
t
CYC
Test Data-In
(TDI)
t
TMSH
t
TMSS
t
TDIH
t
TDIS
t
TDOX
t
TDOV
DON’T CARE UNDEFINED
Notes
12. t
CS
and t
CH
refer to the setup and hold time requirements of latching data from the boundary scan register.
13. Test conditions are specified using the load in TAP AC Test Conditions. t
R
/t
F
= 1 ns.
Vista de pagina 16
1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 30 31

Comentarios a estos manuales

Sin comentarios