
Document Number : 38-16007 Rev. *L Page 29 of 34
Power Management Timing
Notes
25. The PD
pin must be asserted at power up to ensure proper crystal startup.
26. When X13OUT is enabled.
27. Both the polarity and the drive method of the IRQ pin are programmable. See page 10 for more details. Figure 16 illustrates default values for the Configuration register
(Reg 0x05, bits 1:0).
28. A wakeup event is triggered when the PD
pin is deasserted. Figure 16 illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable register
(Reg 0x1C, bit 0=1).
29. Measured with CTS ATXN6077A crystal.
Table 40. Power Management Timing (The values below are dependent upon oscillator network component selection)
[29]
Parameter Description Conditions Min Typ Max. Unit
t
PDN_X13
Time from PD deassert to X13OUT – 2000 – µs
t
SPI_RDY
Time from oscillator stable to start of SPI transactions 1 – – µs
t
PWR_RST
Power On to RESET deasserted V
CC
at 2.7 V 1300 – – µs
t
RST
Minimum RESET asserted pulse width 1 – – µs
t
PWR_PD
Power On to PD deasserted
[25]
1300 – – µs
t
WAKE
PD deassert to clocks running
[26]
–2000– µs
t
PD
Minimum PD asserted pulse width 10 – – µs
t
SLEEP
PD assert to low power mode – 50 – ns
t
WAKE_INT
PD deassert to IRQ
[27]
assert (wake interrupt)
[28]
–2000– µs
t
STABLE
PD deassert to clock stable to within ±10 ppm – 2100 – µs
t
STABLE2
IRQ assert (wake interrupt) to clock stable to within ±10 ppm – 2100 – µs
Figure 15. Power On Reset/Reset Timing
Figure 16. Sleep / Wake Timing
VCC
RESET
PD
X13OUT
t
PWR_RST
t
PWR_PD
t
SPI_RDY
t
RST
t
PDN_X13
S
T
A
R
T
U
P
IRQ
X13OUT
t
WAKE_INT
t
WAKE
t
PD
t
SL EEP
PD
S
L
E
E
P
W
A
K
E
I
R
Q
t
STABLE
t
STABLE2
Not Recommended for New Designs
[+] Feedback
Comentarios a estos manuales