Cypress Semiconductor Perform CY7C1513KV18 Manual de usuario Pagina 19

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 34
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 18
CYWUSB6934
CYWUSB6932
Document Number : 38-16007 Rev. *L Page 19 of 34
Table 22. Wake Status
Addr: 0x1D REG_WAKE_STAT Default: 0x01
76543210
Reserved Wakeup Status
Bit Name Description
7:1 Reserved These bits are reserved. This register is read-only.
0 Wakeup Status Wakeup status.
0 = Wake interrupt not pending
1 = Wake interrupt pending
This IRQ will assert when a wakeup condition occurs. This bit is cleared by reading the Wake Status register
(Reg 0x1D). This register is read-only.
Table 23. Analog Control
Addr: 0x20 REG_ANALOG_CTL Default: 0x00
76543210
Reserved Reg Write
Control
MID Read
Enable
Reserved Reserved PA Output
Enable
PA Invert Reset
Bit Name Description
7 Reserved This bit is reserved and should be written with zero.
6 Reg Write Control Enables write access to Reg 0x2E and Reg 0x2F.
1 = Enables write access to Reg 0x2E and Reg 0x2F
0 = Reg 0x2E and Reg 0x2F are read-only
5 MID Read Enable The MID Read Enable bit must be set to read the contents of the Manufacturing ID register (Reg 0x3C-0x3F).
Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. This bit should only be set when
reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F).
1 = Enables read of MID registers
0 = Disables read of MID registers
4:3 Reserved These bits are reserved and should be written with zeroes.
2 PA Output Enable The Power Amplifier Output Enable bit is used to enable the PACTL pin for control of an external power
amplifier.
1 = PA Control Output Enabled on PACTL pin
0 = PA Control Output Disabled on PACTL pin
1 PA Invert The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal when the PA Output Enable
bit is set high. PA Output Enable and PA Invert cannot be simultaneously changed.
1 = PACTL active low
0 = PACTL active high
0 Reset The Reset bit is used to generate a self-clearing device reset.
1 = Device Reset. All registers are restored to their default values.
0 = No Device Reset.
Not Recommended for New Designs
[+] Feedback
Vista de pagina 18
1 2 ... 14 15 16 17 18 19 20 21 22 23 24 ... 33 34

Comentarios a estos manuales

Sin comentarios