Cypress Semiconductor Perform CY7C1513KV18 Manual de usuario Pagina 21

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 34
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 20
CYWUSB6934
CYWUSB6932
Document Number : 38-16007 Rev. *L Page 21 of 34
Table 27. Crystal Adjust
Addr: 0x24 REG_CRYSTAL_ADJ Default: 0x00
76543210
Reserved Clock Output
Disable
Crystal Adjust
Bit Name Description
7 Reserved This bit is reserved and should be written with zero.
6 Clock Output
Disable
The Clock Output Disable bit disables the 13 MHz clock driven on the X13OUT pin.
1 = No 13-MHz clock driven externally.
0 = 13-MHz clock driven externally.
If the 13-MHz clock is driven on the X13OUT pin then receive sensitivity will be reduced by –4 dBm on
channels 5+13
n. By default the 13-MHz clock output pin is enabled. This pin is useful for adjusting the
13-MHz clock, but it interfere with every 13th channel beginning with 2.405GHz channel. Therefore, it is
recommended that the 13-MHz clock output pin be disabled when not in use.
5:0 Crystal Adjust The Crystal Adjust value is used to calibrate the on-chip parallel load capacitance supplied to the crystal.
Each increment of the Crystal Adjust value typically adds 0.135 pF of parallel load capacitance. The total
range is 8.5 pF, starting at 8.65 pF. These numbers do not include PCB parasitics, which can add an
additional 1–2 pF.
Table 28. VCO Calibration
Addr: 0x26 REG_VCO_CAL Default: 0x00
76543210
VCO Slope Enable Reserved
Bit Name Description
7:6 VCO Slope Enable
(Write-Only)
The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance
automatically added to the VCO.
11 = –5/+5 VCO adjust. The application MCU must configure this option during initialization.
10 = –2/+3 VCO adjust.
01 = Reserved.
00 = No VCO adjust.
These bits are undefined for read operations.
5:0 Reserved These bits are reserved and should be written with zeroes.
Table 29. Reg Power Control
Addr: 0x2E REG_PWR_CTL Default: 0x00
76543210
Reg Power
Control
Reserved
Bit Name Description
7 Reg Power
Control
When set, this bit disables unused circuitry and saves radio power. The user must set Reg 0x20, bit 6=1 to enable
writes to Reg 0x2E. The application MCU must set this bit during initialization.
6:0 Reserved These bits are reserved and should be written with zeroes.
Not Recommended for New Designs
[+] Feedback
Vista de pagina 20
1 2 ... 16 17 18 19 20 21 22 23 24 25 26 ... 33 34

Comentarios a estos manuales

Sin comentarios