
CY7C1361V25
CY7C1363V25
CY7C1365V25
PRELIMINARY
24
Timing Diagrams
(continued)
In/Out
A
t
AH
t
AS
= DON’T CARE
= UNDEFINED
WE is the combination of BWE, BW
x
, and GW to define a write cycle (see Write Cycle Description table).
t
CLZ
t
CHZ
CE is the combination of CE
2
and CE
3
. All chip selects need to be active in order to select
the device. RAx stands for Read Address X, WAx stands for Write Address X, Dx stands for Data-in X,
t
DOH
CLK
ADD
WE
CE
1
Data
B
C
D
ADSP
ADSC
ADV
CE
OE
Q(A)
Q(B)
Q
(B+1)
Q
(B+2)
Q
(B+3)
Q(B) D(C)
D
(C+1)
D
(C+2)
D
(C+3)
Q(D)
t
CYC
t
CH
t
CL
t
ADS
t
ADH
t
ADS
t
ADH
t
ADVH
t
ADVS
t
CEH
t
CEH
t
CES
t
CES
t
WEH
t
WES
t
CDV
Read/Write Timing
Device originally
deselected
ADSP ignored
with CE
1
HIGH
t
EOHZ
Qx stands for Data-out X.
Comentarios a estos manuales