
CY7C0850AV,CY7C0851V/CY7C0851AV
CY7C0852V/CY7C0852AV
CY7C0853V/CY7C0853AV
Document #: 38-06070 Rev. *K Page 17 of 36
JTAG Timing
Parameter Description
167/133/100
Unit
Min Max
f
JTAG
Maximum JTAG TAP controller frequency – 10 MHz
t
TCYC
TCK clock cycle time 100 – ns
t
TH
TCK clock HIGH time 40 – ns
t
TL
TCK clock LOW Time 40 – ns
t
TMSS
TMS setup to TCK clock rise 10 – ns
t
TMSH
TMS hold after TCK clock rise 10 – ns
t
TDIS
TDI setup to TCK clock rise 10 – ns
t
TDIH
TDI hold after TCK clock rise 10 – ns
t
TDOV
TCK clock LOW to TDO valid – 30 ns
t
TDOX
TCK clock LOW to TDO invalid 0 – ns
Figure 7. JTAG Switching Waveform
Test Clock
Test Mode Select
TCK
TMS
Test Data-In
TDI
Test Data-Out
TDO
t
TCYC
t
TMSH
t
TL
t
TH
t
TMSS
t
TDIS
t
TDIH
t
TDOX
t
TDOV
Comentarios a estos manuales