Cypress Semiconductor SL811HS Manual de usuario Pagina 9

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 43
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 8
Cypress Semiconductor Corporation
SL811HS and SL811HST: Application Notes
©2001 Cypress Semiconductor Corporation. All rights reserved. The information
and specifications contained in this document are subject to change without
notice.
Date: 07/26/01
Revision: 1.21
Page: 9
2.4. Switching Logic
The schematic diagrams illustrate a possible implementation using open collector logic devices
to switch the pull-up and pull-down resistors, an inverter and a power switch.
nWR
INT
RQ
+3.3V
C7
20PF
D1
IF CRYSTAL X1 IS USED
Y
+3.3V
A0
Y1
48.00MHZ
5
OUT
Y
HI- Z
H
nCS
OSCILLATOR
R5
1M
nR
D
D5
H
Function Table
--- Remove L1
L1
2.2UH
C
--- C3 = 0 Ohm
CM
SL811HS
28- PLCC
U1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
A0
nDA
CK
nD
RQ
nR
D
nWR
nCS
CM
VDD2
DATA+
DATA -
USBGND
VD
D1
CL
K/X
1
X2
nRS
T
INT
RQ
GN
D
D0
D1
D2
D3
GND1
D4
D5
D6
D7
M.S
VD
D
C5
0.01UF
HI- Z = 3- STATE (outputs are disabled)
R2
36 OHMS
DATA+
nRS
T
C1
0.1u
CM connects to VDD in 12Mhz clock
INPUT
*
L
D4
nDA
CK
DATA -
nD
RQ
12Mhz
Circuit:
X1
D2
OUTPUT
C6
20PF
H = HIGH Logic Level
X2
L
L
D0
OPEN COLLECTOR
D3
2
3
1
*
A
C
+3.3V
D7
DO NOT POPULATE Y1
R1
36 OHMS
X1
48MHZ
X = Either LOW or HIGH Logic Level
CM
D6
R3
0 OHMS
--- X1 = 12Mhz crystal
R6
100
L = LOW Logic Level
SL811HS: CM connects to Ground in 48Mhz clock
C4
0.1u
M.S.='0' FOR HOST
M.S.='1' FOR SLAVE
Figure 1: SL811HS circuit diagram
Circuit
Vista de pagina 8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 ... 42 43

Comentarios a estos manuales

Sin comentarios