Cypress Semiconductor CY8C24094 Manual de usuario Pagina 11

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 61
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 10
CY8C24094, CY8C24794
CY8C24894, CY8C24994
Document Number: 38-12018 Rev. AD Page 11 of 61
8.4 68-Pin Part Pinout (On-Chip Debug)
The following 68-pin QFN part table and drawing is for the CY8C24094 OCD PSoC device.
Note This part is only used for in-circuit debugging. It is NOT available for production.
Table 5. 68-Pin Part Pinout (QFN
[9]
)
Pin
No.
Type
Name Description
Figure 6. CY8C24094 68-Pin OCD PSoC Device
Digital Analog
1 I/O M P4[7]
2 I/O M P4[5]
3 I/O MP4[3]
4 I/O MP4[1]
5 OCDE OCD even data I/O
6 OCDO OCD odd data output
7 Power V
SS
Ground connection
8 I/O M P3[7]
9 I/O M P3[5]
10 I/O MP3[3]
11 I/O MP3[1]
12 I/O M P5[7]
13 I/O M P5[5]
14 I/O MP5[3]
15 I/O MP5[1]
16 I/O M P1[7] I
2
C SCL
17 I/O M P1[5] I
2
C SDA
18 I/O M P1[3]
19 I/O MP1[1]I
2
C SCL, ISSP SCLK
[10]
20 Power V
SS
Ground connection
21 USB D+
22 USB D–
23 Power V
DD
Supply voltage
24 I/O P7[7]
25 I/O P7[6]
26 I/O P7[5]
27 I/O P7[4]
28 I/O P7[3]
29 I/O P7[2] Pin
No.
Type
Name Description
30 I/O P7[1]
Digital Analog
31 I/O P7[0] 50 I/O M P4[6]
32 I/O M P1[0] I
2
C SDA, ISSP SDATA
[10]
51 I/O I, M P2[0] Direct switched capacitor block input
33 I/O M P1[2] 52 I/O I, M P2[2] Direct switched capacitor block input
34 I/O M P1[4] Optional EXTCLK 53 I/O M P2[4] External AGND input
35 I/O M P1[6] 54 I/O M P2[6] External VREF input
36 I/O M P5[0] 55 I/O I, M P0[0] Analog column mux input
37 I/O M P5[2] 56 I/O I, M P0[2] Analog column mux input and column output
38 I/O M P5[4] 57 I/O I, M P0[4] Analog column mux input and column output
39 I/O M P5[6] 58 I/O I, M P0[6] Analog column mux input
40 I/O M P3[0] 59 Power V
DD
Supply voltage
41 I/O M P3[2] 60 Power V
SS
Ground connection
42 I/O M P3[4] 61 I/O I, M P0[7] Analog column mux input, integration input #1
43 I/O M P3[6] 62 I/O I/O, M P0[5] Analog column mux input and column output, integration
input #2
44
HCLK OCD high speed clock output 63 I/O I/O, M P0[3] Analog column mux input and column output
45
CCLK OCD CPU clock output 64 I/O I, M P0[1] Analog column mux input
46
Input XRES Active high pin reset with internal pull-down 65 I/O M P2[7]
47 I/O M P4[0] 66 I/O M P2[5]
48 I/O M P4[2] 67 I/O I, M P2[3] Direct switched capacitor block input
49
I/O M P4[4] 68 I/O I, M P2[1] Direct switched capacitor block input
LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, OCD = On-Chip Debugger.
Notes
9. The center pad on the QFN package should be connected to ground (V
SS
) for best mechanical, thermal, and electrical performance. If not connected to ground, it
should be electrically floated and not connected to any other signal.
10.These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.
M, P4[7]
M, P4[5]
M, P4[3]
M, P4[1]
OCDE
OCDO
Vss
M, P3[7]
M, P3[5]
M, P3[3]
M, P3[1]
M, P5[7]
M, P5[5]
M, P5[3]
M, P5[1]
I2C SCL, M, P1[7]
I2C SDA, M, P1[5]
M, P1[3]
P7[5]
I2C SDA, M, P1[0]
I2C SCL, M, P1[1]
Vss
D +
D -
Vdd
P7[7]
P7[6]
P7[4]
P7[3]
P7[2]
P7[1]
P7[0]
M, P1[2]
M, P1[4]
P2[0], M, AI
P4[6], M
P4[4], M
P4[2], M
P4[0], M
XRES
CCLK
HCLK
P3[6], M
P3[4], M
P3[2], M
P3[0], M
P5[6], M
P5[4], M
P5[2], M
P5[0], M
P1[6], M
P2[1], M, AI
P2[3], M, AI
P2[5], M
P2[7], M
P0[1], M, AI
P0[3], M, AIO
P0[5], M, AIO
P0[7], M, AI
Vss
Vdd
P0[6], M, AI
P0[4], M, AI
P0[2], M, AI
P0[0], M, AI
P2[6], M, Ext. VREF
P2[4], M, Ext. AGND
P2[2], M, AI
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
10
11
12
13
14
15
16
17
1
2
3
4
5
6
7
8
9
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
QFN
(Top View)
EXTCLK
,
Vista de pagina 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 60 61

Comentarios a estos manuales

Sin comentarios