Cypress Semiconductor STK14C88-3 Manual de usuario descargar pdf (Pagina 11)

STK14C88-3

Document Number: 001-50592 Rev. *A Page 11 of 17

Table 3. SRAM Write Cycle

Parameter

Description

35 ns 45 ns

Unit

Min Max Min Max

Cypress

Parameter

Alt

AVAV

Write Cycle Time 35 45 ns

PWE

WLWH,

WLEH

Write Pulse Width 25 30 ns

SCE

ELWH,

ELEH

Chip Enable To End of Write 25 30 ns

DVWH,

DVEH

Data Setup to End of Write 12 15 ns

WHDX,

EHDX

Data Hold After End of Write 0 0 ns

AVWH,

AVEH

Address Setup to End of Write 25 30 ns

AVWL,

AVEL

Address Setup to Start of Write 0 0 ns

WHAX,

EHAX

Address Hold After End of Write 0 0 ns

HZWE

[11,12]

WLQZ

Write Enable to Output Disable 13 15 ns

LZWE

[11]

WHQX

Output Active After End of Write 5 5 ns

Switching Waveforms

Figure 9. SRAM Write Cycle 1: WE Controlled

[13, 14]

Figure 10. SRAM Write Cycle 2: CE Controlled

[13, 14]

SCE

PWE

HZWE

LZWE

ADDRESS

DATA IN

DATA OUT

DATA VALID

HIGH IMPEDANCE

PREVIOUS DATA

ADDRESS

SCE

PWE

DATA IN

DATA OUT

HIGH IMPEDANCE

DATA VALID

Notes

12. If WE

is Low when CE goes Low, the outputs remain in the high impedance state.

13.

or WE must be greater than V

during address transitions.

14. HSB

must be HIGH during SRAM WRITE cycles.

[+] Feedback [+] Feedback

Not Recommended for New Designs

[+] Feedback

1 2 ... 6 7 8 9 10 11 12 13 14 15 16 17

Comentarios a estos manuales

Sin comentarios

Cypress Semiconductor STK14C88-3 Manual de usuario Pagina 11

Comentarios a estos manuales

Relacionado con productos y manuales para No Cypress Semiconductor STK14C88-3