Cypress Semiconductor CY7C1425JV18 Manual de usuario Pagina 2

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 26
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 1
CY7C1410JV18, CY7C1425JV18
CY7C1412JV18, CY7C1414JV18
Document #: 001-12561 Rev. *F Page 2 of 26
Logic Block Diagram (CY7C1410JV18)
Logic Block Diagram (CY7C1425JV18)
2M x 8 Array
CLK
A
(20:0)
Gen.
K
K
Control
Logic
Address
Register
D
[7:0]
Read Add. Decode
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
8
21
16
8
NWS
[1:0]
V
REF
Write Add. Decode
Write
Reg
8
A
(20:0)
21
CQ
CQ
DOFF
Q
[7:0]
8
8
8
Write
Reg
C
C
2M x 8 Array
2M x 9 Array
CLK
A
(20:0)
Gen.
K
K
Control
Logic
Address
Register
D
[8:0]
Read Add. Decode
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
9
21
18
9
BWS
[0]
V
REF
Write Add. Decode
Write
Reg
9
A
(20:0)
21
CQ
CQ
DOFF
Q
[8:0]
9
9
9
Write
Reg
C
C
2M x 9 Array
[+] Feedback
Vista de pagina 1
1 2 3 4 5 6 7 ... 25 26

Comentarios a estos manuales

Sin comentarios