Cypress Semiconductor CY8C24423 Ficha de datos Pagina 3

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 162
  • Tabla de contenidos
  • SOLUCIÓN DE PROBLEMAS
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 2
PSoC Designer IDE Guide, Document # 001-42655 Rev *B 3
Contents
1. Introduction 7
1.1 Application Overview ................................................................................................................8
1.1.1 Chip-Level Editor...........................................................................................................8
1.1.2 System-Level Editor......................................................................................................9
1.1.3 Code Editor ...................................................................................................................9
1.1.4 Build Manager.............................................................................................................10
1.1.5 Board Monitor..............................................................................................................10
1.1.6 Debugger ....................................................................................................................11
1.1.7 Getting Help ................................................................................................................11
1.2 Chapter Overviews .................................................................................................................11
1.3 Support ...................................................................................................................................12
1.3.1 Technical Support Systems.........................................................................................12
1.3.2 Product Upgrades .......................................................................................................12
1.4 Conventions............................................................................................................................12
1.4.1 Acronyms ....................................................................................................................13
1.5 References .............................................................................................................................14
1.6 Revision History......................................................................................................................14
2. Chip-Level Editor 15
2.1 Chip-Level Editor Overview ....................................................................................................16
2.2 Create a Project......................................................................................................................17
2.2.1 Clone a Project............................................................................................................19
2.2.2 Updating Existing Projects ..........................................................................................19
2.3 Placing User Modules.............................................................................................................19
2.3.1 Rotating a Placement..................................................................................................21
2.3.2 Setting User Module Parameters................................................................................21
2.3.3 Global Resources........................................................................................................22
2.4 Project Backup Folder ............................................................................................................27
2.5 Specifying Interconnects.........................................................................................................27
2.5.1 Connecting User Modules...........................................................................................28
2.5.2 Digital Interconnect Row Input Window ......................................................................34
2.5.3 Digital Interconnect Row Output Window....................................................................35
2.6 Specifying the Pinout ..............................................................................................................37
2.6.1 Port Connections.........................................................................................................37
2.6.2 Port Drive Modes ........................................................................................................42
2.6.3 Port Interrupts .............................................................................................................43
2.7 Tracking Device Space...........................................................................................................44
2.8 Design Rule Checker..............................................................................................................45
2.9 Generating Application Files...................................................................................................46
2.10 Source Files Generated by Generate Project Operation........................................................47
2.10.1 About the boot.asm File ..............................................................................................47
2.11 Configuration Data Sheets......................................................................................................48
2.12 APIs and ISRs ........................................................................................................................48
Vista de pagina 2
1 2 3 4 5 6 7 8 ... 161 162

Comentarios a estos manuales

Sin comentarios