
design software, a common set of IP cores,
sophisticated signal integrity tools, and a variety
of supporting reference designs and design
examples. Learn the software once, then extend
your skills across multiple design platforms.
With the transceiver device and Quartus II
design software, you’ll experience:
• Faster design and compile times
• More efficient system resource
utilization resulting in higher system
integration
• Higher integration with higher density
products
• Optimized core performance, so you can
efficiently close timing on designs and
lower your engineering costs
• The ability to seamlessly connect IP
blocks with a simple, intuitive GUI
Protocol Solutions
Altera® FPGAs and HardCopy® ASICs with integrated transceivers offer a range of data rates to suit all
applications from 600 Mbps to 28 Gbps.
Protocol
FPGAs
ASICs
Series
Series
3G-SDI
10 Gigabit Ethernet XAUI
Basic Mode
CEI-11G/SR/LR
-
- - -
DDR-XAUI
- -
Fibre Channel
- -
GPON
-
HiGig2
- -
IEEE 802.3ae 10GBase-R
-
- - -
IEEE 802.3ba 40G
-
- - -
Comentarios a estos manuales